

X-919 US  
10/001,871

Conf. No. 3401

PATENT

TECHNOLOGY CENTER

NOV 22 2002

RECEIVED



IN THE UNITED STATES PATENT OFFICE

Applicant: Stephen M. Douglass et al.  
Assignee: Xilinx, Inc.  
Title: Method and Apparatus for Processing Data Within a Programmable Gate Array Using Fixed and Programmable Processors  
Serial No.: 10/001,871 Filing Date: 11/19/2001  
Examiner: Unknown Art Unit: 2818  
Docket No.: X-919 US Conf. No.: 3401

COMMISSIONER FOR PATENTS  
Washington, D. C. 20231

11/20/2002 DTSSEM1 00000001 240040 10001871

01 FC:1202 90.00 CH  
02 FC:1201 84.00 CH

PRELIMINARY AMENDMENT

Before taking action in the above-referenced case, please make the following amendments to the claims.

IN THE CLAIMS

**Please add Claims 39-43 as follows:**

39. (New) A system, comprising:
- a memory device; and
  - a field programmable gate array, wherein the field programmable gate array comprises:
    - a logic fabric that includes a plurality of configurable logic blocks, switching blocks, and input/output blocks, wherein at least a portion of the logic fabric is configured as a first configured processor to perform a first fixed logic function, and at least a portion of the input/output blocks are coupled to the memory device;
    - a fixed logic processor embedded within the logic fabric; and
    - a first auxiliary processing interface that couples the first configured processor to perform the first fixed logic function to the fixed logic processor.

Q1